FPGA · Sumcheck · Mersenne-31
Hardware-validated M31 Sumcheck prover
A complete FPGA case study taking a canonical-basis Sumcheck architecture through arithmetic design, memory organization, verification, place-and-route, and physical execution.
Read case study →- 3,764 core cycles
- 37.6 μs @ 100 MHz
- 120 MHz timing closure